

memoriesFIFO (First in First Out)

- Data is read in the same order it is written.
- Used as a temporary data storage buffer.
- Helps transfer data between modules operating at different speeds.

FIFO Input & Output PortsInputsSignal

clk

rst

wr_en

rd_en

din

Function

Clock signal

Active high speed reset

Write Enable

Read Enable

Input Data

OutputsSignal

dout

full

empty

Function

Output Data

Indicates FIFO is full

Indicates FIFO is empty

FIFO Workingwrite operation

Write occurs when

- wr_en = 1
- FIFO IS NOT full

During writing

- Data is stored into FIFO memory
- Write Pointer increments

Read Operation

Read occurs when:

- $rd_en = 1$
- FIFO is NOT empty

During reading:

- Data is read from FIFO
- Read Pointer increments.

FIFO Depth calculation.

$$\text{FIFO Depth} = \text{Total Data written} - \text{Data Read During Writing Time.}$$

1] $FA > FB$ (No Idle cycle)

- Writing frequency = 80 MHz
- Reading frequency = 50 MHz
- Burst length = 120

Calculation.

- Writing Time = $120 \times 12.5 \text{ ns} = 1500 \text{ ns}$
- Reading Time per Data = 20 ns
- Data Read = $1500 / 20 = 75$
- FIFO Depth = $120 - 75 = 45$

$$\text{FIFO Depth} = \underline{45}$$

2] $FA < FB$

- Write frequency = 30 MHz
- Read frequency = 50 MHz

Since reading is faster than writing
FIFO Depth = 1.

3] $FA = FB$

- Write frequency = 50 MHz
- Read frequency = 50 MHz
- Write Data = 1
- Read Idle = 3

Calculations:

- Total Wire Time = 1800ns
- Data Read = 60
- FIFO Depth = $120 - 60 = 60$

4) $FA = FB$

- If clocks are perfectly synchronized.
 - FIFO is not required.
- If there is a phase difference
 - FIFO depth is sufficient.